Normal view MARC view ISBD view

Chip Design for Submicron VLSI: cmos layout and simulation

Uyemura, John P.

Chip Design for Submicron VLSI: cmos layout and simulation - NA - 2013 - xvi,411

ISBN: 978-81-315-0195-5

Subjects--Personal Names:
Engineering Technology

Subjects--Topical Terms:
Technology

Place hold
Print
Add to your cart (remove)
Suggest for purchase
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Library & LRC

Chip Design for Submicron VLSI: cmos layout and simulation