TY  - BOOK
AU  -  Samir  , Palnitkar -
TI  - Verilog® HDL: a guide to digital design and synthesis
SN  - 0-13-451675-3
PY  - 1996///
CY  - California
KW  - Telecommunication Engineering
KW  - Technology
ER  -